Forever

A Practical Approach to Chip-level Assertion-Based Verification

Image
Mitsuhiro Matsumoto, EVE KK

Are you using assertions in your logic verification?

Assertion-based verification is rapidly gaining popularity as a methodology for more efficient SoC debugging. Both HDL simulators and property-based formal verification tools are recognized as assertion-based verification platforms.

Going Against the Big Boys - Life in EDA

Image
Ralph Zak

Everyone loves a good underdog story. In EDA, that covers about 98% of the suppliers. There are lots of them. In an industry in which three companies with broad product lines control the vast majority of the revenue, about 200 other companies, with point tools principally, battle the giants head-to-head in their own narrow product space.

Supporting the Community

Image
Jeff Hall, Central Area Sales Director, EVE

EVE has been working in partnership with the high-tech community from Austin, Texas, for a number of years now. One recent example of our community outreach is the Door64 event we sponsored in mid July at the Six Lounge in downtown Austin. More than 160 members of Door64 registered to attend.

Results from DAC Survey

Cindy Wilson, Marcom Manager, EVE
Image

The EVE Marketing Department takes the opportunity during each live event where we exhibit, such as DAC, to survey attendees who stop by to see us. This year’s DAC was no exception and we were pleased with the number of attendees willing to take time to answer our questions.

Hardware-Assisted Verification Platforms for Verifying Video and Graphics Chips

Image
Lauro Rizzatti

Hardware-assisted verification platforms have been proven to support the verification needs of modern SoC realization. These platforms offer multi-MHz performance and comprehensive hardware debugging capabilities, which enable pre-silicon hardware/software co-verification and software validation.

However, each ASIC/SoC application also has its own unique challenges and requirements, and supporting their needs requires more than just fast emulation and 100% design accessibility. SoC realization also requires a high-performance, system-level verification platform surrounding the emulated design, including many application-specific peripherals and interfaces.

SoC Verification Made Easy

Ralph Zak, Business Development Director, EVE

Image

Yes, you read the headline correctly and there are no typos in it. For 10 years or more, companies such as EVE have focused their engineering resources on providing high-performance, application-specific validation solutions with the goal to simplify the process of verifying complex SoC designs.

EVE’s Positive Impressions of This Year’s DAC

Image
Cindy Wilson, Marcom Manager, EVE

DAC may be over, but the feeling of community and a job well done has stayed with those of us who staffed the EVE booth. We are quite happy with the turnout this year and, if you walked by our booth, you’ll know why -- our presentations were well attended all three days. Monday, in particular, was brimming with attendees all eager to learn more about our ZeBu hardware-assisted verification platform. In fact, we scheduled an additional presentation or two due to the heavy traffic and high degree of interest.

Evaluating a Transaction-Based Co-Emulation Methodology

Takashi Kawabe, Konica Minolta Technology Center, Inc.
Image

Mitsuhiro Matsumoto, EVE KK
Image

Konica Minolta Technology Center, Inc., of Tokyo, Japan, is known for its high-speed, high-performance LSI designs used in image processing. As most semiconductor companies can attest, it is finding that the hardware debugging process is getting more and more complicated.
As a consequence, it recently set out to evaluate various hardware emulators to determine the best implementation for a transaction-based co-emulation methodology. The goal was to improve hardware verification and SoC realization efforts of its hardware design team, and to drastically reduce the time it spent creating custom transactors.

The three-month evaluation set out to identify which co-emulation system best optimized a set of transactors. Konica Minolta selected EVE’s ZeBu-XXL emulator and ZEMI-3 transactor compiler.

EVE AT DAC

Image
Cindy Wilson, Marcom Manager, EVE

DAC is only a few short weeks away. At EVE, we’re busy finalizing our demos and presentations, and getting ready to ship our booth to the Moscone Center in San Francisco.

It’s an exciting time for us and we look forward to seeing attendees and fellow exhibitors again this year. Our attention will be focused on why so many companies are turning to EVE for their complex SoC verification needs.

Emulation Evolved, Part 2

Lauro Rizzatti, General Manager of EVE-USA

Image

In my previous blog post, I began an exploration of the evolution of emulation. Indeed, over the years emulation has evolved into a mandatory component of the SoC realization process, offering multi-MHz performance, improved time-to-emulation, and simulator-like debugging capabilities—all in a compact, low-power chassis.

But emulation providers like EVE don’t have time to rest on our laurels. The challenges of SoC design and verification are continuously changing, and it’s not enough for us to simply keep pace—we need to account for future developments as well. Accounting for future evolution in emulation requires both scalability and continued innovation.

Syndicate content